 |
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
| Datasheet File OCR Text: |
| 10 Base-T Interface Module ELECTRONICS INC. EPE6192AG-M * Operating Temperature Range: -40C to +85C * * General purpose 10 Base-T Filter Module * * Robust construction withstands current reflow profile * * Complies with or exceeds IEEE 802.3, 10 Base-T Requirements * Electrical Parameters @ 25 C Cut-off Frequency (MHz) 1.0 MHz Xmit 17 Rcv 17 Insertion Loss (dB Max.) 1-10 MHz Xmit -1 Rcv -1 * Return Loss (dB Min.) 5-10 MHz Xmit -15 Rcv -15 @ 20 MHz Xmit -7 Rcv -5 Attenuation (dB Min.) @ 25 MHz Xmit -18 Rcv -11 @ 30 MHz Xmit -30 Rcv -18 @ 40 MHz Xmit -35 Rcv -26 @ 50 MHz Xmit -45 Rcv -45 Common Mode Rejection (dB Min.) @ 100 MHz Xmit -30 Rcv -30 @ 200 MHz Xmit -20 Rcv -20 Crosstalk (dB Min.) @ 1-10 MHz Xmit -35 Rcv -35 Isolation : meets or exceeds 802.3 IEEE Requirements * Characteristic Filter Impedance : 100 * Schematic Transmit Channel 1 LPF 3 1:1 14 5 Chip Side 7 UTP Side 12 Chip Side 10 UTP Side 8 100 6 LPF 1:1 16 Receive Channel 9 100 11 Package Dimensions A J Pin 1 I.D. PCA EPE6192AG-M Date Code (Inches) Max. Nom. .930 .390 .235 Typ. .015 Typ. .510 .022 .012 Typ. 8 .045 .040 .100 .090 .540 (Millimeters) Min. Max. Nom. 23.11 9.40 5.46 17.78 .254 2.54 12.47 .406 .203 2.79 0 .635 23.62 9.91 5.97 Typ. .381 Typ. 12.95 .559 .305 Typ. 8 1.14 1.016 2.54 2.29 13.72 N Dim. A B C D E F G H I J K L M N P Q Min. .910 .370 .215 .700 .010 .100 .490 .016 .008 .110 0 .025 B Q Pad Layout P D C E M K L I H F G PCA ELECTRONICS, INC. 16799 SCHOENBORN ST. NORTH HILLS, CA 91343 CSE6192AG-Ma Rev. - 7/29/98 Product performance is limited to specific parameters. Data subject to change without prior notice. TEL: (818) 892-0761 FAX: (818) 894-5791 http://www.pca.com 10 Base-T Interface Module ELECTRONICS INC. EPE6192AG-M The circuit below is a guideline for interconnecting PCA's EPE6192AG-M with a typical 10 Base-T PHY chip over UTP cable. Further details of system design, such as chip pin-out, etc. can be obtained from the specific chip manufacturer. Typical insertion loss of the isolation transformer/filter is 0.7dB. This parameter covers the entire spectrum of the encoded signals in 10 Base-T protocols. However, the predistortion resistor network introduces some loss which has to be taken into account in determining how well your design meets the Standard Template requirements. Additionally, the following need to be considered while selecting resistor values : a. The filter needs 100 termination, thus the Thevenin's equivalent resistance seen by the filter looking into the transmit outputs from the chip must be equal to a value close to 100. The typical driver output impedance is 5. Thus choose R1 and R2 values that are lowered by 5 on each leg. Following these guidelines will guarantee that the return loss specifications are satisfied at all extremes of cable impedance (i.e. 85 to 115) while the module is installed in your system. b. That the template requirements are satisfied under the worst case Vcc (i.e. 4.5V), will impose a further constraint on resistor selection, in that they ought to be the minimum derived from the calculations. Add R3 for more flexibility in setting voltage levels at the outputs. Note that some systems have auto polarity detection and some do not. If not, be certain to follow the proper polarity. It is recommended that system designers ground the chip side center taps via a low voltage capacitor. Taking the cable side center taps to chassis via capacitors, is not recommended, as this will add cost without containing EMI. This may worsen EMI, specifically if the primary "common mode termination" is pulled to ground as shown. The pulldown resistors used around the RJ45 connector have been known to suppress unwanted radiation that unused wires pick up from the immediate environment. Their placement and use are to be considered carefully before a design is finalized. It is recommended that there be a neat separation of ground planes in the layout. It is generally accepted practice to limit the plane off at least 0.08 inches away from the chip side pins of EPE6192AG-M. There need not be any ground plane beyond this point. For best results, PCB designer should design the outgoing traces preferably to be 50, balanced and well coupled to achieve minimum radiation from these traces. Typical Application Circuit for UTP with external Resistor Network TX+ TXd+ R1 R2 8 1 R3 1 2 3 6 TX+ TX- 6 9 RJ45* RX+ RX4 5 7 8 TX- R1 R2 2 3 10 Base-T TXdPHY RX+ EPE6192AG-M 16 12 14 11 RXChassis Ground Notes : * Pin-outs shown are for NIC configurations. For Hubs and Repeaters swap pins 1-2 with pins 3-6. PCA ELECTRONICS, INC. 16799 SCHOENBORN ST. NORTH HILLS, CA 91343 100 CSE6192AG-Mb Rev. - 7/29/98 TEL: (818) 892-0761 FAX: (818) 894-5791 http://www.pca.com |
Price & Availability of EPE6192AG-M
 |
|
|
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
| [Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
|
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |